




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> : G06F 13/16	A1	(11) International Publication Number: WO 98/15897
		(43) International Publication Date: 16 April 1998 (16.04.98)
(21) International Application Number: PCT/US97/18128 (22) International Filing Date: 6 October 1997 (06.10.97) (30) Priority Data: 08/729,261 10 October 1996 (10.10.96) US (71) Applicant: HEWLETT-PACKARD COMPANY [US/US]; 3000 Hanover Street, Palo Alto, CA 94303 (US). (72) Inventor: WIGGERS, Hans, A.; 12110 Mellowood Drive, Saratoga, CA 95070 (US). (74) Agent: MAYER, Marc, R.; Hewlett-Packard Company, 1501 Page Mill Road, M/S 4U-10, Palo Alto, CA 94304-1126 (US).		(81) Designated States: JP, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With international search report.          Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>

(54) Title: MEMORY SYSTEM AND DEVICE



(57) Abstract

This disclosure provides a memory system and device for synchronizing response across multiple memory devices (105), whether arranged serially upon a single data bus, in parallel across multiple data buses (107), or both. A memory controller (103) periodically configures the system (101) by separately placing each memory chip (105) into a configuration mode. While in this mode, the chip (105) is polled by the controller (103) along the corresponding data bus (107), and the chip (105) responds with a reply. The controller (103) uses this reply to compute elapsed time between polling and the reply. Using all of the chips (105), the controller (103) determines the maximum response time, in terms of elapsed clock cycles. Based on this maximum time, and the individual response times for each chip, the controller (103) then programs each chip (105) with a number which defines chip-based delay (149) for responses to data read operations. In this manner, successive data reads can be performed on successive clock cycles without awaiting prior completion of earlier data reads. In addition, in a multiple data bus system, the controller (103) is not delayed by having to wait for all simultaneous data reads across a wide bus.